ANALYSING THE BITSTREAM OF ALTERA'S MAX-V CPLDS

Jean-Francois Nguyen

July 14, 2016




SUMMARY

CPLDs and their design flow
 MAX V internals overview
 Analysis of the bitstream

CPLD?

- Complex Programmable Logic Device
- Used to build reconfigurable digital circuits
- Less complex than a FPGA
- Configuration is stored on on-chip flash memory

DESIGN FLOW FOR CPLDS



DESIGN FLOW FOR ALTERA CPLDS




DESIGN FLOW FOR ALTERA CPLDS

File	Edit View Project Assignments Processing Tools Window Help												
D	New Ctrl+	+N C	DoorOpener 🔹 🔀 🔮 🖉 💿	» 💷 ► 🕏 🍋 🍖 🕹 😓 🐵 👱 🐵									
6	Open Ctrl+	+0	🗗 🗙 👘 DoorOpener.bdf 🛛 🚇	Compilation Report									
	Close Ctrl+	+F4 ior	mize 🛱 🗠 여 🕞 🔍 🗛 Ə 🗖 🧏 🦷	$1 \land \land \land \square \square \land \land \square \square$									
	New Project Wizard Open Project Ctrl+ Save Project Close Project Save Ctrl+		YOUR NAME HERE CP/PC120 Door Opener f=hc'+pc'										
ø		+Shift+S	g)	E OR2									
	File Properties												
	Create / Update	•	Create HDL Design File from Current File	inst									
	Export Convert Programming Files		Create Symbol Files for Current File Create AHDL Include Files for Current File										
	Page Setup Print Preview		Create Verilog Instantiation Template Files for Current File Create VHDL Component Declaration Files for Current File										
6	Print Ctrl+	+P	Create Design File from Selected Block										
	Recent Files	•	Update Design File from Selected Block	s synchronous elements for the currently selected device fa									
	Recent Projects	•	Create SignalTap II File from Design Instance(s)	000 ns 8 warnings									
	Exit Alt+F	F4	Create SignalTap II List File B wa. Create JAM, JBC, SVF, or ISC File	•									
Messages	System Processing (31) Extra Message: 0 of 64 Image: 0 of 64 Image: 0 of 64	ra Info /\		d/Flag/									
	ates a VHDL or Verilog HDL design file fr	from curren'	Create Top-Level Design File From Pin Planner	100% 00:00:08									

THE QUARTUS DESIGN FLOW

Actually, it does have command line tools...




THE ALTERA MAX V

MAX V OVERVIEW


- MAXV 5M570Z
- ~ 570 LEs
- 159 user I/O pins




MAX V HIGH LEVEL OVERVIEW



MAX V INTERNALS: LAB STRUCTURE



MAX V INTERNALS: LE STRUCTURE



TO SUM UP

- The device is composed of a matrix of LABs
- LABs are interconnected by the MultiTrack Interconnect
- A LAB is composed of 10 LEs, a carry chain and a local interconnect
- Locality is taken into account during place & route

MAX V BITSTREAM ANALYSIS

GOALS

- What bits do we need to set to configure a given cell?
- What bits do we need to set to route two given cells together ?

THE PROGRAMMER OBJECT FILE

- Contains the bitstream
- Result of quartus_asm
- Information is grouped into packets
- Each packet is composed of a header followed by data

```
struct packet_hdr {
    uint16_t tag;
    uint32_t length;
}__attribute__((packed));
```

THE PROGRAMMER OBJECT FILE

top.pof ≍																									
00000000	50	$4\mathrm{F}$	46	00	00	00	01	00	07	00	00	00	01	00	4D	00	00	00	51	75	61	72	74	75	POFMQuartu
00000018	73	20	50	72	69	6D	65	20	50	72	6F	67	72	61	6D	6D	65	72	20	56	65	72	73	69	s Prime Programmer Versi
00000030	6F	6E	20	31	35	2E	31	2E	32	20	42	75	69	6C	64	20	31	39	33	20	30	32	2F	30	on 15.1.2 Build 193 02/0
00000048	31	2F	32	30	31	36	20	53	4A	20	4C	69	74	65	20	45	64	69	74	69	6F	6E	00	02	1/2016 SJ Lite Edition
00000060	00	0D	00	00	00	35	4D	35	37	30	5A	46	32	35	36	43	35	00	03	00	09	00	00	00	5M570ZF256C5
00000078	55	6E	74	69	74	6C	65	64	00	05	00	02	00	00	00	00	00	11	00	0C	36	00	00	00	Untitled6
00000090	00	00	00	00	00	00	в0	01	00	01	00	FE	FF	FF	FF	FD	FF	FF	FF	FE	FF	FF	7F	F5	
000000a8	7F	\mathbf{FE}	\mathbf{FF}	\mathbf{FE}	FF	\mathbf{FF}	FF	$_{\rm FD}$	\mathbf{FF}	F9	\mathbf{FF}	\mathbf{FE}	FF	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	FD	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	FD	
00000c0	EF	$\mathbf{F}\mathbf{F}$	FF	\mathbf{FE}	FF	$\mathbf{F}\mathbf{F}$	FF	FD	FF	\mathbf{FF}	\mathbf{FF}	\mathbf{FE}	FF	$\mathbf{F}\mathbf{F}$	FF	FD	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	\mathbf{FD}	
8D000000	FF	$\mathbf{F}\mathbf{F}$	FF	\mathbf{FE}	FF	\mathbf{FF}	FF	FD	FF	7F	66	F6	CF	CC	\mathbf{FC}	FD	7F	F6	9 F	CE	CC	\mathbf{FF}	CF	65	e
000000f0	FE	в9	99	\mathbf{FE}	FF	99	F9	3D	33	F3	\mathbf{FF}	\mathbf{FE}	FF	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	FD	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	DD	=3
00000108	F7	\mathbf{FB}	FF	\mathbf{FE}	FF	\mathbf{EF}	FF	FD	\mathbf{FF}	\mathbf{FF}	FF	\mathbf{FE}	FF	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	FD	FF	\mathbf{FF}	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	\mathbf{FF}	FF	FD	
00000120	7F	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	FF	\mathbf{FF}	D7	$_{\rm FD}$	\mathbf{FF}	F7	\mathbf{FF}	\mathbf{FE}	7F	$\mathbf{F}\mathbf{D}$	\mathbf{FF}	FD	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	FD	
00000138	FF	7F	\mathbf{FF}	\mathbf{FE}	FF	$\mathbf{F}\mathbf{F}$	FF	FD	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FF}	\mathbf{FE}	FF	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	FD	\mathbf{FB}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	FD	
00000150	FF	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	7E	FF	\mathbf{FF}	FF	FD	FF	\mathbf{FF}	\mathbf{FF}	\mathbf{FE}	FF	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	FD	\mathbf{FF}	\mathbf{FD}	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	\mathbf{FF}	\mathbf{DF}	FD	~
00000168	FF	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	FF	\mathbf{FF}	FF	FD	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	7E	F7	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	FD	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	FD	~
00000180	FF	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	FD	F7	\mathbf{DF}	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	FD	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	7E	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	FD	~
00000198	FF	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	FD	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	FD	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	FD	
000001b0	FF	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	7E	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	FD	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	\mathbf{FE}	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FD}	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	FD	~
000001c8	FF	\mathbf{DF}	\mathbf{FF}	\mathbf{FE}	FF	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	FD	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	\mathbf{FE}	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FD}	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	\mathbf{FE}	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	FD	
000001e0	FF	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	FD	F7	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	\mathbf{FE}	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FD}	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	FD	
000001f8	FF	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FF}	FD	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	FD	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	\mathbf{FB}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	FD	
00000210	FF	$\mathbf{F}\mathbf{F}$	$7 \mathrm{F}$	\mathbf{FE}	FF	\mathbf{FF}	\mathbf{FB}	FD	\mathbf{FF}	\mathbf{FF}	7E	\mathbf{FE}	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	FD	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	\mathbf{FF}	FE	FD	~
00000228	FF	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	$_{\rm FD}$	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	7E	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	FD	\mathbf{FF}	\mathbf{FB}	\mathbf{FF}	\mathbf{FE}	\mathbf{FF}	\mathbf{FF}	\mathbf{FF}	FD	~
00000240	FF	$\mathbf{F}\mathbf{F}$	\mathbf{DF}	EE	7F	$\mathbf{F}\mathbf{F}$	FF	$_{\rm FD}$	$\mathbf{F}\mathbf{F}$	FD	\mathbf{FF}	F6	FF	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	FD	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	7E	\mathbf{FF}	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	FD	
00000258	FF	$\mathbf{F}\mathbf{F}$	EE	DE	FF	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	FD	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	\mathbf{FE}	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	FE	\mathbf{FD}	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	\mathbf{FF}	\mathbf{FE}	\mathbf{FB}	$\mathbf{F}\mathbf{F}$	$\mathbf{F}\mathbf{F}$	FD	
00000270	ਸਸ	ਸਸ	RF	ਸਾਸ	ਸਸ	ਸਾਸ	F7	FD	ਸਸ	ਸਾਹ	ਸਸ	ਸਾਸ	ਸਸ	ਸਸ	ਸਸ	ਸਾਹ	ਸਾਸ	ਸਸ	ਸਸ	ਸਾਸ	ਸਸ	ਸਾਸ	ਸਸ	ਸ਼ਾਸ	

WHAT NOW ?

- 1. Write a small piece of verilog
- 2. Generate a bitstream
- 3. Incrementally modify it
- 4. Observe changes in the bitstream
- 5. ???
- 6. What could go wrong?

THE PLACE AND ROUTE STAGE

- Placement:
 - Decide where to place each electronic component
- Routing:
 - Wire them together

P&R IS NON-DETERMINISTIC

- Uses simulated annealing:
 - Move nodes randomly
 - High temperature: allow bad moves
 - Lower temperature: less bad moves are allowed
 - Slowly cool down temperature



HOW TO DEAL WITH IT

Generate a bunch of different bitstreams
 Know which resources are used by each of them
 Cross-correlate the bits used for a given resource

THE ROUTING CONSTRAINTS FILE


aka. our not-so-secret weapon

quartus_cdb --back_annotate=routing <my_project>

- Contains information about pin, cell and routing assignments
- Back-annotated after P&R

A TRIVIAL DESIGN

GIVES US THIS NETLIST



AND THEN THIS RCF

```
section global_data {
    rcf_written_by = "Quartus Prime 15.1 Build 193";
    device = 5M570ZF256C5;
}
signal_name = A {    #IOC_X0_Y4_N0
    IO_DATAIN:X0Y4S0I0;
    label = Label_LOCAL_INTERCONNECT:X1Y4S0I23, LOCAL_INTERCONNECT:X1Y4S0I23;
    dest = ( WideOr0~0, DATAA ), route_port = DATAB; #LC_X1_Y4_N3
    branch_point = Label_LOCAL_INTERCONNECT:X1Y4S0I23;
    dest = ( WideAnd0~0, DATAA ), route_port = DATAB; #LC_X1_Y4_N7
    branch_point = Label_LOCAL_INTERCONNECT:X1Y4S0I23;
    dest = ( WideXor0~0, DATAA ), route_port = DATAB; #LC_X1_Y4_N7
```

PARSING THE RCF

Using pyrser to do the job

```
[{'device': '5M570ZF256C5',
  'dst': [],
  'rcf written by': '"Quartus Prime 15.1 Build 193"'},
{'IO DATAIN': routing coord(x=0, y=4, s=0, i=0),
  'branch point': 'Label LOCAL INTERCONNECT',
 'dst': [{'block name': 'WideOr0~0',
           'coord': back annot(type='LC', x=1, y=4, n=3),
           'label': 'Label LOCAL INTERCONNECT:X1Y4S0I23,
                    'LOCAL INTERCONNECT:X1Y4S0I23',
           'port': 'DATAA',
           'route': 'DATAB'},
          {'block name': 'WideAnd0~0',
           'branch point': 'Label LOCAL INTERCONNECT:X1Y4S0I23',
           'coord': back annot(type='LC', x=1, y=4, n=7),
           'port': 'DATAA',
           'route': 'DATAB'},
          {'block name': 'WideXor0~0',
           'branch point': 'Label LOCAL INTERCONNECT:X1Y4S0I23',
           'coord': back annot(type='LC', x=1, y=4, n=4),
           'port': 'DATAA',
           'route': 'DATAB'}],
 'label': 'Label LOCAL INTERCONNECT',
  'src': back annot(type='IOC', x=0, y=4, n=0)},
. . .
```

FUZZING AT THE VERILOG LEVEL

- Generate random designs using the maximum number of user pins
- Reuse some icefuzz scripts

```
module top(input p0, input p1, input p2, input p3, input p4, input p5, input p6, input p7, input p8, input p9, output p
 localparam [15:0] p10 lut0 = 16'd 19820;
 wire p10 in0 = p10 lut0 >> {p16, p17, p14, p16};
 localparam [15:0] p10 lut1 = 16'd 9542;
 wire p10 in1 = p10 lut1 >> {p9, p2, p2, p8};
 localparam [15:0] p10 lut2 = 16'd 23726;
 wire p10 in2 = p10 lut2 >> {p17, p17, p12, p18};
 localparam [15:0] p10 lut3 = 16'd 43527;
 wire p10 in3 = p10 lut3 >> {p14, p17, p18, p15};
  localparam [15:0] p10 lut4 = 16'd 38962;
 wire p10 in4 = p10 lut4 >> {p6, p9, p12, p12};
  localparam [15:0] p10 lut5 = 16'd 60603;
  wire p10 in5 = p10 lut5 >> {p3, p2, p4, p2};
  localparam [15:0] p10 lut6 = 16'd 30058;
  wire p10 in6 = p10 lut6 >> {p2, p4, p3, p9};
  localparam [15:0] p10 lut7 = 16'd 11382;
  wire p10 in7 = p10 lut7 >> {p17, p17, p18, p14};
  assign pl0 = ^{pl0 in1, pl0 in5, pl0 in7, p5, p7, p8, ~pl0 in0, ~pl0 in2, ~pl0 in3, ~pl0 in4, ~pl0 in6, ~pl1, ~p9};
 localparam [15:0] p13 lut0 = 16'd 28835;
 wire p13 in0 = p13 lut0 >> {p14, p11, p12, p11};
 localparam [15:0] p13 lut1 = 16'd 43306;
  wire p13 in1 = p13 lut1 >> {p12, p12, p15, p9};
```

ASSUMPTIONS

- The default value for the cell configuration bits is 1
 work with the bitwise inverse of the bitstream
- The enabled routes of a cell define its configuration bits

POPULATING THE DATABASE

- Associate the sample bitstream to its RCF
- For each signal defined inside the RCF:
 - Add source cell to the database if not found
 - For each of its destinations:
 - $\circ~$ Add dest cell to the database if not found
 - Add route to database associated to this sample

ANALYZING INTER-CELL CONFIGURATION

- For a given route R:
 - A := all bitstreams who use R
 - B := ~A
 - I := intersection of each element in A
 - \circ "the bits who are set in all bitstreams that use R"

ANALYZING INTER-CELL CONFIGURATION: A BETTER WAY

- For a given route R:
 - A := all bitstreams who use R; B := ~A
 - I := intersection of each element in A
 - $\circ~$ "the bits who are set in all bitstreams that use R"
 - J := union of the complements of each element of B
 - "the bits who are not set in at least one of the bitstreams that doesn't use R"
 - Configuration bits for R are the intersection of I and J

 "the bits who are set in all bitstreams that use R and are not used in at least one bitstream that doesn't use R"

CONCLUSION

- We overcomed the pain caused by the P&R by using the RCF file
- We are able to isolate the bits used by a route in the bitstream
- Not quite reliable. We probably need more bitstreams

NEXT STEPS

- Correlate the specific interconnects used
- Retrieve the content of a LUT
- RAM cells
- Probably more

RESSOURCES

- Altera documentation: https://www.altera.com/en_US/pdfs/literature/hb/maxv/max5_handbook.pdf
- From the bitstream to the netlist: http://www.fabienm.eu/flf/wpcontent/uploads/2014/11/Note2008.pdf
- Icestorm project: http://www.clifford.at/icestorm/

QUESTIONS?





0

D 2371069

O Miroslav Hlavko | Dreamstime.com