

Memory
protection on
AVR32

Pierre Surp

Introduction

Memory
Layout

External Bus
Interface

MPU

Conclusion

Memory protection on AVR32

LSE Summer Week 2014

Pierre Surp

EPITA 2016

Jul 19, 2014

Memory protection on AVR32

Pierre Surpły

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion

- 32-bit RISC microprocessor
- Modified Harvard
- Up to 15 general-purpose 32-bit registers
- Instruction length : 16 bits
- Big-endian
- Fast interrupts and multiple interrupt priority levels
- Privileged and unprivileged modes

Memory protection on AVR32

Pierre Surp

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion

- Application Processors
- 221 DMIPS @ 150 MHz
- SIMD/DSP Instructions
- Instruction and Data caches
- Memory Management Unit
- Java hardware acceleration

NGW100 Development Board

Memory
protection on
AVR32

Pierre Surly

Introduction

Memory
Layout

External Bus
Interface

MPU

Conclusion




Figure: NGW100

Memory protection on AVR32

Pierre Surpły

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion

- Flash Microcontrollers
- 91 DMIPS @ 66 MHz
- DSP Instructions
- Instruction and Data prefetch
- Memory Protection Unit
- Embedded Flash/RAM

UC3 Development Board

Memory
protection on
AVR32

Pierre Surpły

Introduction

Memory
Layout

External Bus
Interface

MPU

Conclusion



Figure: EVK1100

Memory Layout

Memory protection on AVR32

Pierre Surpuy

Introduction

Memory
Layout

External Bus
Interface

MPU

Conclusion




Figure: Memory Map (0x00000000 – 0xFFFFFFFF)

Memory Layout

Memory protection on AVR32

Pierre Surpuy

Introduction

Memory
Layout

External Bus
Interface

MPU

Conclusion




Figure: Memory Map (0xC0000000 – 0xFFFF_FFFF)

External Bus Interface

Memory protection on AVR32

Pierre Surpuy

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion




Figure: Synchronous DRAM 32MB - 4M x 16 x 4 banks

External Bus Interface

Memory protection on AVR32

Pierre Surpy


Introduction

Memory Layout

External Bus Interface

MPU

Conclusion



External Bus Interface

Memory protection on AVR32

Pierre Surly

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion




Figure: Generic SDRAM device

External Bus Interface

Memory protection on AVR32

Pierre Surpuy

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion




Figure: SDRAM Connection

External Bus Interface

Memory protection on AVR32

Pierre Surpuy

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion




Figure: EBI Connections to Memory Devices

Memory Protection Unit

Memory protection on AVR32

Pierre Surly

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion




Figure: Overview of the AVR32UC CPU

Memory Protection Unit

Memory protection on AVR32

Pierre Surpły

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion

- Allows the user to divide the memory space into different protection regions.
- Each region is divided into 16 subregions, each of these subregions can have one of two possible sets of access permissions.

AVR32 Architecture Document

This is a simpler alternative to a full MMU, while at the same time allowing memory protection.

MPU Exception Handling

Memory protection on AVR32

Pierre Surp

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion

- ITLB Protection Violation
- DTLB Protection Violation
- ITLB Miss Violation
- DTLB Miss Violation
- TLB Multiple Hit Violation

Memory Protection Unit

Memory protection on AVR32

Pierre Surly

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion

MPUARn	31	12 11	6 5	1 0
		Base Address	-	Size V
MPUPSRn	31	16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0		
		P15 P14 P13 P12 P11 P10 P9 P8 P7 P6 P5 P4 P3 P2 P1 P0		
MPUCRA / MPUCRB	31	8 7 6 5 4 3 2 1 0		
		C7 C6 C5 C4 C3 C2 C1 C0		
MPUBRA / MPUBRB	31	8 7 6 5 4 3 2 1 0		
		B7 B6 B5 B4 B3 B2 B1 B0		
MPUAPRA / MPUAPRB	31 28 27 24 23 20 19 16 15 12 11 8 7 4 3 0			
	AP7 AP6 AP5 AP4 AP3 AP2 AP1 AP0			
MPUCR	31	1 0		
		E		

Figure: MPU Registers

System Registers

Memory protection on AVR32

Pierre Surpły

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion

```
__asm__ volatile ("mfsr %0, %1"
                  : "=r" (res)
                  : "i" (addr));
```

```
__asm__ volatile ("mtsr %0, %1"
                  :
                  : "i" (addr),
                  "r" (value));
```

Memory Protection

Memory protection on AVR32

Pierre Surly

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion




Figure: Basic MPU configuration

Memory Protection

Memory protection on AVR32

Pierre Surly

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion




Figure: Application MPU configuration I

Memory Protection

Memory protection on AVR32

Pierre Surpuy

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion




Figure: Application MPU configuration II

Memory Protection

Memory protection on AVR32

Pierre Surpuy

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion




Figure: Application address space

Memory Protection

Memory protection on AVR32

Pierre Surly

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion




Figure: Builtin MPU Configuration

Conclusion

Memory protection on AVR32

Pierre Surpy

Introduction

Memory Layout

External Bus Interface

MPU

Conclusion

- Not an alternative to a full MMU
 - Limited number of regions
 - Fixed size regions
- FreeRTOS-MPU
 - vTaskAllocateMPURegions()
 - portSWITCH_TO_USER_MODE()
 - xTaskCreate() -> xTaskCreateRestricted()

Contact

Memory
protection on
AVR32

Pierre Surpły

Introduction

Memory
Layout

External Bus
Interface

MPU

Conclusion

- Git: git.psurpły.com/atucos
- IRC: [Ptishell@irc.rezosup.org](irc://irc.rezosup.org)
- Mail: surpły@lse.epita.fr
- Twitter: @Ptishell