

## Classic gaming porn: the Game Boy

---

Gabriel Duque



## Purpose of this project

- Explore how the Game Boy actually works
- Learn about emulation and low-level details
- Discover hardware
- Nostalgia

- Quick history of the Game Boy
- Game Boy specifications
- CPU
- Graphics

## A quick history of the Game Boy

- First release: 1989 (until 2005)
- Code name: DMG-01
- About 118 M sales
- ~1500 Games

Original series:


- Game Boy (DMG-01): 1989
- Game Boy Pocket (MGB-001): 1996
- Game Boy Light (MGB-101): 1998
- Game Boy Color (CGB-001): 1998

Arm CPU based Game Boy (backwards compatible) :

- Game Boy Advance (AGB-001): 2001
- Game Boy Advance SP (AGS-001): 2003
- Game Boy Advance SP (AGB-101): 2005

- CPU: 1Mhz - 8 bits
- RAM: 8KB
- VRAM: 8KB
- Resolution: 160 x 144
- 4 colors (shades of “gray”)
- 10 sprites per line

Probably the last used 8 bit system for video games.









- CPU core
- Interrupt controller
- Timer
- Memory management unit
- Boot ROM
- Joypad input
- Serial data transfer (not implemented)
- Sound controller (not implemented)
- Pixel processing unit

- Sort of like an Intel 8080, but not really
- Sort of like an Zilog Z80, but not really

A f\*\*\*\*\* mess!







# Registers

8 bit registers:

—  
A F  
B C  
D E  
H L  
—

16 bit registers:

—  
SP  
PC  
—

Flag register:

| Z | N | H | C | - | - | - | - |

# Instructions

|    | x0                        | x1                        | x2                          | x3                        | x4                            | x5                          | x6                           | x7                        | x8                             | x9                          | xA                         | xB                           | xC                           | xD                           | xE                           | xF                        |
|----|---------------------------|---------------------------|-----------------------------|---------------------------|-------------------------------|-----------------------------|------------------------------|---------------------------|--------------------------------|-----------------------------|----------------------------|------------------------------|------------------------------|------------------------------|------------------------------|---------------------------|
| 0x | NOP<br>1 4<br>---         | LD BC,d16<br>3 12<br>---  | LD (BC),A<br>1 8<br>---     | INC BC<br>1 8<br>---      | INC B<br>1 4<br>Z 0 H -       | DEC B<br>1 4<br>Z 1 H -     | LD B,d8<br>2 8<br>---        | RLCA<br>1 4<br>0 0 0 C    | LD (a16),SP<br>3 20<br>---     | ADD HL,BC<br>1 8<br>- 0 H C | LD A,(BC)<br>1 8<br>---    | DEC BC<br>1 8<br>---         | INC C<br>1 4<br>Z 0 H -      | DEC C<br>1 4<br>Z 1 H -      | LD C,d8<br>2 8<br>---        | RRCA<br>1 4<br>0 0 0 C    |
| 1x | STOP 0<br>2 4<br>---      | LD DE,d16<br>3 12<br>---  | LD (DE),A<br>1 8<br>---     | INC DE<br>1 8<br>Z 0 H -  | INC D<br>1 4<br>Z 1 H -       | DEC D<br>1 4<br>Z 1 H -     | LD D,d8<br>2 8<br>---        | RLA<br>1 4<br>0 0 0 C     | JR r8<br>2 12<br>---           | ADD HL,DE<br>1 8<br>- 0 H C | LD A,(DE)<br>1 8<br>---    | DEC DE<br>1 8<br>---         | INC E<br>1 4<br>Z 0 H -      | DEC E<br>1 4<br>Z 1 H -      | LD E,d8<br>2 8<br>---        | RRA<br>1 4<br>0 0 0 C     |
| 2x | JR NZ,r8<br>2 12/8<br>--- | LD HL,d16<br>3 12<br>---  | LD (HL+),A<br>1 8<br>---    | INC HL<br>1 8<br>---      | INC H<br>1 4<br>Z 1 H -       | DEC H<br>1 4<br>Z 1 H -     | LD H,d8<br>2 8<br>---        | DAA<br>1 4<br>Z - 0 C     | JR Z,r8<br>2 12/8<br>---       | ADD HL,HL<br>1 8<br>- 0 H C | LD A,(HL+)<br>1 8<br>---   | DEC HL<br>1 8<br>---         | INC L<br>1 4<br>Z 0 H -      | DEC L<br>1 4<br>Z 1 H -      | LD L,d8<br>2 8<br>---        | CFP<br>1 4<br>- 1 1 -     |
| 3x | JR NC,r8<br>2 12/8<br>--- | LD SP,d16<br>3 12<br>---  | LD (HL-),A<br>1 8<br>---    | INC SP<br>1 8<br>---      | INC (HL)<br>1 12<br>Z 0 H -   | DEC (HL)<br>1 12<br>Z 1 H - | LD (HL),d8<br>2 12<br>---    | SCF<br>1 4<br>- 0 0 1     | JR C,r8<br>2 12/8<br>---       | ADD HL,SP<br>1 8<br>- 0 H C | LD A,(HL-)<br>1 8<br>---   | DEC SP<br>1 8<br>---         | INC A<br>1 4<br>Z 0 H -      | DEC A<br>1 4<br>Z 1 H -      | LD A,d8<br>2 8<br>---        | CCF<br>1 4<br>- 0 0 C     |
| 4x | LD B,B<br>1 4<br>---      | LD B,C<br>1 4<br>---      | LD B,D<br>1 4<br>---        | LD B,E<br>1 4<br>---      | LD B,H<br>1 4<br>---          | LD B,L<br>1 4<br>---        | LD B,(HL)<br>1 8<br>---      | LD B,A<br>1 4<br>---      | LD C,B<br>1 4<br>---           | LD C,C<br>1 4<br>---        | LD C,D<br>1 4<br>---       | LD C,E<br>1 4<br>---         | LD C,H<br>1 4<br>---         | LD C,L<br>1 4<br>---         | LD C,(HL)<br>1 8<br>---      | LD C,A<br>1 4<br>---      |
| 5x | LD D,B<br>1 4<br>---      | LD D,C<br>1 4<br>---      | LD D,D<br>1 4<br>---        | LD D,E<br>1 4<br>---      | LD D,H<br>1 4<br>---          | LD D,L<br>1 4<br>---        | LD D,(HL)<br>1 8<br>---      | LD D,A<br>1 4<br>---      | LD E,B<br>1 4<br>---           | LD E,C<br>1 4<br>---        | LD E,D<br>1 4<br>---       | LD E,E<br>1 4<br>---         | LD E,H<br>1 4<br>---         | LD E,L<br>1 4<br>---         | LD E,(HL)<br>1 8<br>---      | LD E,A<br>1 4<br>---      |
| 6x | LD H,B<br>1 4<br>---      | LD H,C<br>1 4<br>---      | LD H,D<br>1 4<br>---        | LD H,E<br>1 4<br>---      | LD H,H<br>1 4<br>---          | LD H,L<br>1 4<br>---        | LD H,(HL)<br>1 8<br>---      | LD H,A<br>1 4<br>---      | LD L,B<br>1 4<br>---           | LD L,C<br>1 4<br>---        | LD L,D<br>1 4<br>---       | LD L,E<br>1 4<br>---         | LD L,H<br>1 4<br>---         | LD L,L<br>1 4<br>---         | LD L,(HL)<br>1 8<br>---      | LD L,A<br>1 4<br>---      |
| 7x | LD (HL),B<br>1 8<br>---   | LD (HL),C<br>1 8<br>---   | LD (HL),D<br>1 8<br>---     | LD (HL),E<br>1 8<br>---   | LD (HL),H<br>1 8<br>---       | LD (HL),L<br>1 8<br>---     | HALT<br>1 4<br>---           | LD (HL),A<br>1 8<br>---   | LD A,B<br>1 4<br>---           | LD A,C<br>1 4<br>---        | LD A,D<br>1 4<br>---       | LD A,E<br>1 4<br>---         | LD A,H<br>1 4<br>---         | LD A,L<br>1 4<br>---         | LD A,(HL)<br>1 8<br>---      | LD A,A<br>1 4<br>---      |
| 8x | ADD A,B<br>1 4<br>Z 0 H C | ADD A,C<br>1 4<br>Z 0 H C | ADD A,D<br>1 4<br>Z 0 H C   | ADD A,E<br>1 4<br>Z 0 H C | ADD A,H<br>1 4<br>Z 0 H C     | ADD A,L<br>1 4<br>Z 0 H C   | ADD A,(HL)<br>1 8<br>Z 0 H C | ADD A,A<br>1 4<br>Z 0 H C | ADC A,B<br>1 4<br>Z 0 H C      | ADC A,C<br>1 4<br>Z 0 H C   | ADC A,D<br>1 4<br>Z 0 H C  | ADC A,E<br>1 4<br>Z 0 H C    | ADC A,H<br>1 4<br>Z 0 H C    | ADC A,L<br>1 4<br>Z 0 H C    | ADC A,(HL)<br>1 8<br>Z 0 H C | ADC A,A<br>1 4<br>Z 0 H C |
| 9x | SUB B<br>1 4<br>Z 1 H C   | SUB C<br>1 4<br>Z 1 H C   | SUB D<br>1 4<br>Z 1 H C     | SUB E<br>1 4<br>Z 1 H C   | SUB H<br>1 4<br>Z 1 H C       | SUB L<br>1 4<br>Z 1 H C     | SUB (HL)<br>1 8<br>Z 1 H C   | SUB A<br>1 4<br>Z 1 H C   | SBC A,B<br>1 4<br>Z 1 H C      | SBC A,C<br>1 4<br>Z 1 H C   | SBC A,D<br>1 4<br>Z 1 H C  | SBC A,E<br>1 4<br>Z 1 H C    | SBC A,H<br>1 4<br>Z 1 H C    | SBC A,L<br>1 4<br>Z 1 H C    | SBC A,(HL)<br>1 8<br>Z 1 H C | SBC A,A<br>1 4<br>Z 1 H C |
| Ax | AND B<br>1 4<br>Z 0 1 0   | AND C<br>1 4<br>Z 0 1 0   | AND D<br>1 4<br>Z 0 1 0     | AND E<br>1 4<br>Z 0 1 0   | AND H<br>1 4<br>Z 0 1 0       | AND L<br>1 4<br>Z 0 1 0     | AND (HL)<br>1 8<br>Z 0 1 0   | AND A<br>1 4<br>Z 0 1 0   | XOR B<br>1 4<br>Z 0 0 0        | XOR C<br>1 4<br>Z 0 0 0     | XOR D<br>1 4<br>Z 0 0 0    | XOR E<br>1 4<br>Z 0 0 0      | XOR H<br>1 4<br>Z 0 0 0      | XOR L<br>1 4<br>Z 0 0 0      | XOR (HL)<br>1 8<br>Z 0 0 0   | XOR A<br>1 4<br>Z 0 0 0   |
| Bx | OR B<br>1 4<br>Z 0 0 0    | OR C<br>1 4<br>Z 0 0 0    | OR D<br>1 4<br>Z 0 0 0      | OR E<br>1 4<br>Z 0 0 0    | OR H<br>1 4<br>Z 0 0 0        | OR L<br>1 4<br>Z 0 0 0      | OR (HL)<br>1 8<br>Z 0 0 0    | OR A<br>1 4<br>Z 0 0 0    | CF B<br>1 4<br>Z 1 H C         | CF C<br>1 4<br>Z 1 H C      | CF D<br>1 4<br>Z 1 H C     | CF E<br>1 4<br>Z 1 H C       | CF H<br>1 4<br>Z 1 H C       | CF L<br>1 4<br>Z 1 H C       | CF (HL)<br>1 8<br>Z 1 H C    | CF A<br>1 4<br>Z 1 H C    |
| Cx | RET NZ<br>1 20/8<br>---   | POP BC<br>1 12<br>---     | JP NZ,a16<br>3 24/12<br>--- | JP a16<br>3 16<br>---     | CALL NZ,a16<br>3 24/12<br>--- | PUSH BC<br>1 16<br>---      | ADD A,d8<br>2 8<br>Z 0 H C   | RST 00H<br>1 16<br>---    | RET Z<br>1 20/8<br>---         | RET<br>1 16<br>---          | JP Z,a16<br>3 16/12<br>--- | PREFIX CB<br>1 4<br>---      | CALL Z,a16<br>3 24/12<br>--- | CALL a16<br>3 24<br>---      | ADC A,d8<br>2 8<br>Z 0 H C   | RST 08H<br>1 16<br>---    |
| Dx | RET NC<br>1 20/8<br>---   | POP DE<br>1 12<br>---     | JP NC,a16<br>3 16/12<br>--- | JP a16<br>3 16<br>---     | CALL NC,a16<br>3 24/12<br>--- | PUSH DE<br>1 16<br>---      | SUB d8<br>2 8<br>Z 1 H C     | RST 10H<br>1 16<br>---    | RET C<br>1 20/8<br>---         | RETI<br>1 16<br>---         | JP C,a16<br>3 16/12<br>--- | CALL C,a16<br>3 24/12<br>--- | CALL C,a16<br>3 24/12<br>--- | CALL C,a16<br>3 24/12<br>--- | SBC A,d8<br>2 8<br>Z 1 H C   | RST 18H<br>1 16<br>---    |
| Ex | LDH (a8),A<br>2 12<br>--- | POP HL<br>1 12<br>---     | LD (C),A<br>1 8<br>---      | LD (C),A<br>1 8<br>---    | LD (C),A<br>1 8<br>---        | PUSH HL<br>1 16<br>---      | AND d8<br>2 8<br>Z 0 1 0     | RST 20H<br>1 16<br>---    | ADD SP,r8<br>2 16<br>0 0 H C   | JP (HL)<br>1 4<br>---       | LD (a16),A<br>3 16<br>---  | LD (a16),A<br>3 16<br>---    | LD (a16),A<br>3 16<br>---    | LD (a16),A<br>3 16<br>---    | XOR d8<br>2 8<br>Z 0 0 0     | RST 28H<br>1 16<br>---    |
| Fx | LDH A,(a8)<br>2 12<br>--- | POP AF<br>1 12<br>Z N H C | LD A,(C)<br>2 8<br>---      | D1<br>1 4<br>---          | D1<br>1 4<br>---              | PUSH AF<br>1 16<br>---      | OR d8<br>2 8<br>Z 0 0 0      | RST 30H<br>1 16<br>---    | LD HL,SP+r8<br>2 12<br>0 0 H C | LD SP,HL<br>1 8<br>---      | LD A,(a16)<br>3 16<br>---  | LD A,(a16)<br>3 16<br>---    | E1<br>1 4<br>---             | E1<br>1 4<br>---             | CF d8<br>2 8<br>Z 1 H C      | RST 38H<br>1 16<br>---    |



|    | x0                        | x1                        | x2                        | x3                        | x4                        | x5                        | x6                            | x7                        | x8                        | x9                        | xA                        | xB                        | xC                        | xD                        | xE                            | xF                        |
|----|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|-------------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|-------------------------------|---------------------------|
| 0x | RLC B<br>2 8<br>Z 0 0 C   | RLC C<br>2 8<br>Z 0 0 C   | RLC D<br>2 8<br>Z 0 0 C   | RLC E<br>2 8<br>Z 0 0 C   | RLC H<br>2 8<br>Z 0 0 C   | RLC L<br>2 8<br>Z 0 0 C   | RLC (HL)<br>2 16<br>Z 0 0 C   | RLC A<br>2 8<br>Z 0 0 C   | RRC B<br>2 8<br>Z 0 0 C   | RRC C<br>2 8<br>Z 0 0 C   | RRC D<br>2 8<br>Z 0 0 C   | RRC E<br>2 8<br>Z 0 0 C   | RRC H<br>2 8<br>Z 0 0 C   | RRC L<br>2 8<br>Z 0 0 C   | RRC (HL)<br>2 16<br>Z 0 0 C   | RRC A<br>2 8<br>Z 0 0 C   |
| 1x | RL B<br>2 8<br>Z 0 0 C    | RL C<br>2 8<br>Z 0 0 C    | RL D<br>2 8<br>Z 0 0 C    | RL E<br>2 8<br>Z 0 0 C    | RL H<br>2 8<br>Z 0 0 C    | RL L<br>2 8<br>Z 0 0 C    | RL (HL)<br>2 16<br>Z 0 0 C    | RL A<br>2 8<br>Z 0 0 C    | RR B<br>2 8<br>Z 0 0 C    | RR C<br>2 8<br>Z 0 0 C    | RR D<br>2 8<br>Z 0 0 C    | RR E<br>2 8<br>Z 0 0 C    | RR H<br>2 8<br>Z 0 0 C    | RR L<br>2 8<br>Z 0 0 C    | RR (HL)<br>2 16<br>Z 0 0 C    | RR A<br>2 8<br>Z 0 0 C    |
| 2x | SLA B<br>2 8<br>Z 0 0 C   | SLA C<br>2 8<br>Z 0 0 C   | SLA D<br>2 8<br>Z 0 0 C   | SLA E<br>2 8<br>Z 0 0 C   | SLA H<br>2 8<br>Z 0 0 C   | SLA L<br>2 8<br>Z 0 0 C   | SLA (HL)<br>2 16<br>Z 0 0 C   | SLA A<br>2 8<br>Z 0 0 C   | SRA B<br>2 8<br>Z 0 0 0   | SRA C<br>2 8<br>Z 0 0 0   | SRA D<br>2 8<br>Z 0 0 0   | SRA E<br>2 8<br>Z 0 0 0   | SRA H<br>2 8<br>Z 0 0 0   | SRA L<br>2 8<br>Z 0 0 0   | SRA (HL)<br>2 16<br>Z 0 0 0   | SRA A<br>2 8<br>Z 0 0 0   |
| 3x | SWAP B<br>2 8<br>Z 0 0 0  | SWAP C<br>2 8<br>Z 0 0 0  | SWAP D<br>2 8<br>Z 0 0 0  | SWAP E<br>2 8<br>Z 0 0 0  | SWAP H<br>2 8<br>Z 0 0 0  | SWAP L<br>2 8<br>Z 0 0 0  | SWAP (HL)<br>2 16<br>Z 0 0 0  | SWAP A<br>2 8<br>Z 0 0 0  | SRL B<br>2 8<br>Z 0 0 C   | SRL C<br>2 8<br>Z 0 0 C   | SRL D<br>2 8<br>Z 0 0 C   | SRL E<br>2 8<br>Z 0 0 C   | SRL H<br>2 8<br>Z 0 0 C   | SRL L<br>2 8<br>Z 0 0 C   | SRL (HL)<br>2 16<br>Z 0 0 C   | SRL A<br>2 8<br>Z 0 0 C   |
| 4x | BIT 0,B<br>2 8<br>Z 0 1 - | BIT 0,C<br>2 8<br>Z 0 1 - | BIT 0,D<br>2 8<br>Z 0 1 - | BIT 0,E<br>2 8<br>Z 0 1 - | BIT 0,H<br>2 8<br>Z 0 1 - | BIT 0,L<br>2 8<br>Z 0 1 - | BIT 0,(HL)<br>2 16<br>Z 0 1 - | BIT 0,A<br>2 8<br>Z 0 1 - | BIT 1,B<br>2 8<br>Z 0 1 - | BIT 1,C<br>2 8<br>Z 0 1 - | BIT 1,D<br>2 8<br>Z 0 1 - | BIT 1,E<br>2 8<br>Z 0 1 - | BIT 1,H<br>2 8<br>Z 0 1 - | BIT 1,L<br>2 8<br>Z 0 1 - | BIT 1,(HL)<br>2 16<br>Z 0 1 - | BIT 1,A<br>2 8<br>Z 0 1 - |
| 5x | BIT 2,B<br>2 8<br>Z 0 1 - | BIT 2,C<br>2 8<br>Z 0 1 - | BIT 2,D<br>2 8<br>Z 0 1 - | BIT 2,E<br>2 8<br>Z 0 1 - | BIT 2,H<br>2 8<br>Z 0 1 - | BIT 2,L<br>2 8<br>Z 0 1 - | BIT 2,(HL)<br>2 16<br>Z 0 1 - | BIT 2,A<br>2 8<br>Z 0 1 - | BIT 3,B<br>2 8<br>Z 0 1 - | BIT 3,C<br>2 8<br>Z 0 1 - | BIT 3,D<br>2 8<br>Z 0 1 - | BIT 3,E<br>2 8<br>Z 0 1 - | BIT 3,H<br>2 8<br>Z 0 1 - | BIT 3,L<br>2 8<br>Z 0 1 - | BIT 3,(HL)<br>2 16<br>Z 0 1 - | BIT 3,A<br>2 8<br>Z 0 1 - |
| 6x | BIT 4,B<br>2 8<br>Z 0 1 - | BIT 4,C<br>2 8<br>Z 0 1 - | BIT 4,D<br>2 8<br>Z 0 1 - | BIT 4,E<br>2 8<br>Z 0 1 - | BIT 4,H<br>2 8<br>Z 0 1 - | BIT 4,L<br>2 8<br>Z 0 1 - | BIT 4,(HL)<br>2 16<br>Z 0 1 - | BIT 4,A<br>2 8<br>Z 0 1 - | BIT 5,B<br>2 8<br>Z 0 1 - | BIT 5,C<br>2 8<br>Z 0 1 - | BIT 5,D<br>2 8<br>Z 0 1 - | BIT 5,E<br>2 8<br>Z 0 1 - | BIT 5,H<br>2 8<br>Z 0 1 - | BIT 5,L<br>2 8<br>Z 0 1 - | BIT 5,(HL)<br>2 16<br>Z 0 1 - | BIT 5,A<br>2 8<br>Z 0 1 - |
| 7x | BIT 6,B<br>2 8<br>Z 0 1 - | BIT 6,C<br>2 8<br>Z 0 1 - | BIT 6,D<br>2 8<br>Z 0 1 - | BIT 6,E<br>2 8<br>Z 0 1 - | BIT 6,H<br>2 8<br>Z 0 1 - | BIT 6,L<br>2 8<br>Z 0 1 - | BIT 6,(HL)<br>2 16<br>Z 0 1 - | BIT 6,A<br>2 8<br>Z 0 1 - | BIT 7,B<br>2 8<br>Z 0 1 - | BIT 7,C<br>2 8<br>Z 0 1 - | BIT 7,D<br>2 8<br>Z 0 1 - | BIT 7,E<br>2 8<br>Z 0 1 - | BIT 7,H<br>2 8<br>Z 0 1 - | BIT 7,L<br>2 8<br>Z 0 1 - | BIT 7,(HL)<br>2 16<br>Z 0 1 - | BIT 7,A<br>2 8<br>Z 0 1 - |
| 8x | RES 0,B<br>2 8<br>- - - - | RES 0,C<br>2 8<br>- - - - | RES 0,D<br>2 8<br>- - - - | RES 0,E<br>2 8<br>- - - - | RES 0,H<br>2 8<br>- - - - | RES 0,L<br>2 8<br>- - - - | RES 0,(HL)<br>2 16<br>- - - - | RES 0,A<br>2 8<br>- - - - | RES 1,B<br>2 8<br>- - - - | RES 1,C<br>2 8<br>- - - - | RES 1,D<br>2 8<br>- - - - | RES 1,E<br>2 8<br>- - - - | RES 1,H<br>2 8<br>- - - - | RES 1,L<br>2 8<br>- - - - | RES 1,(HL)<br>2 16<br>- - - - | RES 1,A<br>2 8<br>- - - - |
| 9x | RES 2,B<br>2 8<br>- - - - | RES 2,C<br>2 8<br>- - - - | RES 2,D<br>2 8<br>- - - - | RES 2,E<br>2 8<br>- - - - | RES 2,H<br>2 8<br>- - - - | RES 2,L<br>2 8<br>- - - - | RES 2,(HL)<br>2 16<br>- - - - | RES 2,A<br>2 8<br>- - - - | RES 3,B<br>2 8<br>- - - - | RES 3,C<br>2 8<br>- - - - | RES 3,D<br>2 8<br>- - - - | RES 3,E<br>2 8<br>- - - - | RES 3,H<br>2 8<br>- - - - | RES 3,L<br>2 8<br>- - - - | RES 3,(HL)<br>2 16<br>- - - - | RES 3,A<br>2 8<br>- - - - |
| Ax | RES 4,B<br>2 8<br>- - - - | RES 4,C<br>2 8<br>- - - - | RES 4,D<br>2 8<br>- - - - | RES 4,E<br>2 8<br>- - - - | RES 4,H<br>2 8<br>- - - - | RES 4,L<br>2 8<br>- - - - | RES 4,(HL)<br>2 16<br>- - - - | RES 4,A<br>2 8<br>- - - - | RES 5,B<br>2 8<br>- - - - | RES 5,C<br>2 8<br>- - - - | RES 5,D<br>2 8<br>- - - - | RES 5,E<br>2 8<br>- - - - | RES 5,H<br>2 8<br>- - - - | RES 5,L<br>2 8<br>- - - - | RES 5,(HL)<br>2 16<br>- - - - | RES 5,A<br>2 8<br>- - - - |
| Bx | RES 6,B<br>2 8<br>- - - - | RES 6,C<br>2 8<br>- - - - | RES 6,D<br>2 8<br>- - - - | RES 6,E<br>2 8<br>- - - - | RES 6,H<br>2 8<br>- - - - | RES 6,L<br>2 8<br>- - - - | RES 6,(HL)<br>2 16<br>- - - - | RES 6,A<br>2 8<br>- - - - | RES 7,B<br>2 8<br>- - - - | RES 7,C<br>2 8<br>- - - - | RES 7,D<br>2 8<br>- - - - | RES 7,E<br>2 8<br>- - - - | RES 7,H<br>2 8<br>- - - - | RES 7,L<br>2 8<br>- - - - | RES 7,(HL)<br>2 16<br>- - - - | RES 7,A<br>2 8<br>- - - - |
| Cx | SET 0,B<br>2 8<br>- - - - | SET 0,C<br>2 8<br>- - - - | SET 0,D<br>2 8<br>- - - - | SET 0,E<br>2 8<br>- - - - | SET 0,H<br>2 8<br>- - - - | SET 0,L<br>2 8<br>- - - - | SET 0,(HL)<br>2 16<br>- - - - | SET 0,A<br>2 8<br>- - - - | SET 1,B<br>2 8<br>- - - - | SET 1,C<br>2 8<br>- - - - | SET 1,D<br>2 8<br>- - - - | SET 1,E<br>2 8<br>- - - - | SET 1,H<br>2 8<br>- - - - | SET 1,L<br>2 8<br>- - - - | SET 1,(HL)<br>2 16<br>- - - - | SET 1,A<br>2 8<br>- - - - |
| Dx | SET 2,B<br>2 8<br>- - - - | SET 2,C<br>2 8<br>- - - - | SET 2,D<br>2 8<br>- - - - | SET 2,E<br>2 8<br>- - - - | SET 2,H<br>2 8<br>- - - - | SET 2,L<br>2 8<br>- - - - | SET 2,(HL)<br>2 16<br>- - - - | SET 2,A<br>2 8<br>- - - - | SET 3,B<br>2 8<br>- - - - | SET 3,C<br>2 8<br>- - - - | SET 3,D<br>2 8<br>- - - - | SET 3,E<br>2 8<br>- - - - | SET 3,H<br>2 8<br>- - - - | SET 3,L<br>2 8<br>- - - - | SET 3,(HL)<br>2 16<br>- - - - | SET 3,A<br>2 8<br>- - - - |
| Ex | SET 4,B<br>2 8<br>- - - - | SET 4,C<br>2 8<br>- - - - | SET 4,D<br>2 8<br>- - - - | SET 4,E<br>2 8<br>- - - - | SET 4,H<br>2 8<br>- - - - | SET 4,L<br>2 8<br>- - - - | SET 4,(HL)<br>2 16<br>- - - - | SET 4,A<br>2 8<br>- - - - | SET 5,B<br>2 8<br>- - - - | SET 5,C<br>2 8<br>- - - - | SET 5,D<br>2 8<br>- - - - | SET 5,E<br>2 8<br>- - - - | SET 5,H<br>2 8<br>- - - - | SET 5,L<br>2 8<br>- - - - | SET 5,(HL)<br>2 16<br>- - - - | SET 5,A<br>2 8<br>- - - - |
| Fx | SET 6,B<br>2 8<br>- - - - | SET 6,C<br>2 8<br>- - - - | SET 6,D<br>2 8<br>- - - - | SET 6,E<br>2 8<br>- - - - | SET 6,H<br>2 8<br>- - - - | SET 6,L<br>2 8<br>- - - - | SET 6,(HL)<br>2 16<br>- - - - | SET 6,A<br>2 8<br>- - - - | SET 7,B<br>2 8<br>- - - - | SET 7,C<br>2 8<br>- - - - | SET 7,D<br>2 8<br>- - - - | SET 7,E<br>2 8<br>- - - - | SET 7,H<br>2 8<br>- - - - | SET 7,L<br>2 8<br>- - - - | SET 7,(HL)<br>2 16<br>- - - - | SET 7,A<br>2 8<br>- - - - |



- Jumps to fixed location in RAM
- You jump there by using special instructions

---

|      |       |
|------|-------|
| CPU  | 4 MHz |
| RAM  | 1 MHz |
| PPU  | 4 MHz |
| VRAM | 2 MHz |

---

1 machine cycle @ 1MHz

## Boot ROM

```

ld sp,$ffe
xor a
ld r1,$999f
addr_0000:
ld (hl-),a
bit 7,h
jr nz, addr_0007
ld hl,$ff26
ld c,$11
ld a,$80
ld (hl-),a
ld (hl-),a
ld c,$8a
ld a,$f3
ld ($ff00+c),a
ld (hl-),a
ld a,$77
ld (hl),a
ld a,$fc
ld ($ff00+$47),a
ld de,$0104
ld hl,$8010
addr_0027:
ld a,(de)
call $0095
call $0096
inc de
ld a,e
cp $34
jr nz, addr_0027
ld de,$00d8
ld b,$08
addr_0039:
ld a,(de)
inc de
ld (hl),a
dec b
jr nz, addr_0039
ld a,$19
ld ($9910),a
ld hl,$992f
addr_0048:
ld c,$0c
addr_004a:
dec a
jr z, addr_0055
ld (hl-),a
dec c
jr nz, addr_004a
ld l,$0f
jr addr_0048
    
```

**Init RAM**

**Init Sound**

**Set up Logo**

```

addr_0055:
ld h,a
ld a,$64
ld d,a
ld ($ff00+$42),a
ld a,$91
ld ($ff00+$40),a
inc b
addr_0060:
ld e,$02
addr_0062:
ld c,$0c
addr_0064:
ld a,$f0
ld ($ff00+c),a
jr nz, addr_0064
dec c
jr nz, addr_0064
dec e
jr nz, addr_0062
ld c,$13
inc h
ld a,h
ld e,$83
cp $62
jr z, addr_0080
ld e,$c1
cp $64
jr nz, addr_0086
addr_0080:
ld a,e
ld ($ff00+c),a
ld a,$7
ld ($ff00+c),a
addr_0086:
ld a,($ff00+$42)
sub b
ld ($ff00+$42),a
dec d
ld c,$06
jr nz, addr_00e0
ld d,$20
jr addr_0060
    
```

**Scroll logo**

**Play Sound**

**Scroll logo**

```

ld c,a
ld b,$04
addr_0098:
push bc
rl c
rla
pop bc
rla
dec b
jr nz, addr_0098
ld (hl+),a
inc hl
ld (hl+),a
inc hl
ret
addr_00a8:
.db $0e,$ed,$66,$66,$0c,$0d,$00,$0b
.db $03,$73,$00,$83,$00,$0c,$00,$0d
.db $01,$08,$11,$1f,$08,$08,$00,$0e
.db $01,$08,$08,$08,$08,$08,$08,$0c
.db $dd,$dc,$99,$9f,$bb,$b9,$33,$3e
addr_00d8:
.db $3c,$42,$b9,$a5,$b9,$a5,$42,$3c
addr_00e0:
ld hl,$0104
ld de,$00a8
addr_00e6:
ld a,(de)
inc de
jr nz, re
inc hl
ld a,l
cp $34
jr nz, addr_00e6
ld b,$19
ld a,b
addr_00ea:
ld a,$01
ld ($ff00+c),a
    
```

**Decode logo**

**Logo data**


**Compare logo**

**Checksum header**

**Turn off ROM**




| ROM Header  |                         |                                   |
|-------------|-------------------------|-----------------------------------|
| 0100 - 0103 | Entry Point             | nop, jp \$0150                    |
| 0104 - 0133 | Nintendo Logo           | \$CE, \$ED, \$66, \$66, \$CC, ... |
| 0134 - 0143 | Title                   | "SUPER MARIOLAND"                 |
| 013F - 0142 | Manufacturer Code       | \$00                              |
| 0143        | CGB Flag                | \$00                              |
| 0144 - 0145 | New Licensee Code       | \$00, \$00                        |
| 0146        | SGB Flag                | \$00                              |
| 0147        | Cartridge Type          | \$01                              |
| 0148        | ROM Size                | \$01                              |
| 0149        | RAM Size                | \$00                              |
| 014A        | Destination Code        | \$00                              |
| 014B        | Old Licensee Code       | \$01                              |
| 014C        | Mask ROM Version number | \$00                              |
| 014D        | Header Checksum         | \$9E                              |
| 014E - 014F | Global Checksum         | \$41, \$6B                        |



















# Memory map



# Memory map






ROM



# Memory map





- 160x144 pixels
- 4 shades of “gray”
- 8x8 tiles
- 20x18 tiles
- 40 sprites (10 per line)
- 8 KB VRAM





3 grounds in graphics:


- Background
- Window
- Sprites (Nintendo calls them objects)























Actually the background is just a view of a bigger surface which is 32x32 tiles.













| OAM Entry   |                          |
|-------------|--------------------------|
| Position X  | 0x4D                     |
| Position Y  | 0x78                     |
| Tile Number | 0x__                     |
| Priority    | —                        |
| Flip X      | <input type="checkbox"/> |
| Flip Y      | <input type="checkbox"/> |
| Palette     | —                        |



















If you want to check the code out:

<https://git.zuh0.com/boi>

You can send patches by mail!

It is **commented**.

Resources:

<https://github.com/gbdev/awesome-gbdev>

<http://marc.rawer.de/Gameboy/Docs/GBCPUman.pdf>

<https://gbdev.gg8.se/files/roms/blargg-gb-tests/>