

Intel e1000 Ethernet Controller Driver

Ivan DELALANDE

colona@lse.epita.fr
<http://lse.epita.fr>

February 12, 2013


1 Introduction

2 PCI

3 Intel e1000 controller

4 Conclusion

1 Introduction



- Write a network stack for STOS.
 - Handle data link, network and transport layers.
 - Provide network syscalls: socket, listen, connect...

Intel e1000
Ethernet
Controller Driver

IVAN DELALANDE

Introduction

PCI

Intel e1000
controller

Conclusion

2 PCI

- PCI: Peripheral Component Interconnect,
- Bus to connect devices to the system.
- Hierarchical device organization:
 - Bus,
 - Device,
 - Function,
 - Register.

- Bus scan to find the location of the device,
- Devices identified by their Vendor ID and Device ID
 - eg: 0x8086 ; 0x100E

- Various useful information.
- Command register (bus master, address spaces, interrupt disable. . .),
- BAR: base address registers,
 - I/O address space,
 - Memory address space.

- Memory-mapped I/O
 - Allow addressing devices' memory or registers as a chunk of the system memory.
- DMA: Direct Memory Access
 - Memory operations without the direct intervention of the CPU,
 - Devices that master the PCI bus can initiate memory transfer by themselves.
- PCI Interrupts
 - Four interrupt lines shared by all PCI devices.

Intel e1000
Ethernet
Controller Driver

IVAN DELALANDE

Introduction

PCI

Intel e1000
controller


Conclusion

3 Intel e1000 controller

- Common gigabit ethernet controller by Intel with a (pretty) good documentation,
- Provide (too) many feature to reduce kernel's work:
 - Link auto-negotiation,
 - Filters IP addresses,
 - Compute IP packets' checksum,
 - Tries to limit the number of interrupts,
 - Provide effective shutdown method (a.k.a. *Packet of Death*)...
- Full customization of LEDs' blinking!

- Set the bus master bit to allow DMA from the controller,
- Retrieve the base address of the configuration register.

- Set configuration registers to appropriate values: MAC address, transmission modes. . .
- Find the proper way to read the EEPROM to get various information (MAC address, . . .),
- Allocate memory for network frames transmission and reception.



- Two descriptor ring structures that point to frame buffers,
- Software moves *Descriptor Tail* and hardware moves *Descriptor Head*.
- Signaling from the controller via PCI interrupts.

Intel e1000
Ethernet
Controller Driver

IVAN DELALANDE

Introduction

PCI

Intel e1000
controller

Conclusion

4 Conclusion

- Process and verify the frames: check of the header, collisions detection. . .
- Proceed with the remaining layers of the network stack: network and transport.

Questions?

Intel e1000 Ethernet Controller Driver

Ivan DELALANDE

Introduction

PCI

Intel e1000
controller

Conclusion

