

Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics

PCB

FPGA

Code
execution

Application

Conclusion

Introducing the LSE-PC

LSE Summer Week 2015

Pierre Surply

EPITA 2016

July 18, 2015

Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



■ NG80386SXLP20: 20MHz 386 SX from 1986

Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



- Altera Cyclone IV
- EP4CE22E22C7N
- EQFP 144 pins
- 22320 logic elements
- Released in 2009

Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics

PCB


FPGA

Code
execution

Application


Conclusion

DGG OR DGV PACKAGE
(TOP VIEW)



NC - No internal connection

LOGIC DIAGRAM (POSITIVE LOGIC)



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion




$$R1 = \frac{V_{CC}}{I_{OH}}$$

$$V_{IN} = V_{CCIO} + 0.7V$$

$$R2 = \frac{(V_{CC} - V_{IN}) - (R1 \times I_{OH})}{I_{OH}}$$

$$R2 = 120\Omega$$



- 5V: CPU, SRAM
- 3.3V: FPGA In/Out
- 2.5V: FPGA Analog PLL
- 1.2V: FPGA internal logic, Digital PLL

Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics



PCB

FPGA

Code
execution

Application

Conclusion



- M25P16: 16Mbits Serial Flash (SPI)
- MSEL: Active Serial Programming

Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA


Code
execution

Application

Conclusion



- Alliance Memory
- AS6C8016
- Static RAM
- 512K × 16bits



- FT230: USB/UART bridge

Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics



PCB

FPGA

Code
execution

Application

Conclusion



Introducing the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics



PCB


FPGA

Code
execution

Application

Conclusion





- *T1*:
 - $ADS \leftarrow 0$
 - $A \leftarrow$ Requested address
 - If write cycle, $D \leftarrow$ Data to write

- *T2*:
 - $ADS \leftarrow 1$
 - If read cycle, Data to read $\leftarrow D$

Introducing the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics

PCB


FPGA

Code
execution

Application

Conclusion

64K



```
in al, 0x10
xor al, 1
out 0x10, al
```

Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion




```
org 0xFFFF0
reset:
    mov ax, 0xF000
    mov ds, ax
    mov ss, ax
    mov sp, 0xFFFF0
    jmp 0xF000:0x8000
```

FFFFF0: 00b8 8ef0 8ed8 bcd0 fff0 00ea 0080 00f0


Reset address

```
CS:    F000
IP:    +  FFF0
```


Reset Address: **FFFFFF0**



```
jmp 0xF000, 0x8000
```



```
jmp 0xF000, 0x8000
```



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



```

org 0x8000
startup:
    lgdt [gdtr]

    mov eax, cr0
    or  eax, 1
    mov cr0, eax

    mov ax, 0x10
    mov ds, ax
    mov ss, ax

    ;; ljmp 0x08:0xF8400
    dw 0xEA66
    dd 0xF8400
    dw 0x08

align 16
gdt:    ...
gdtr:
    Limit dw gdtr - gdt - 1
    Base  dd 0xF0000 + gdt
    
```

Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics


PCB


FPGA

Code
execution

Application

Conclusion







■ *Hold:*

- $HOLDA \leftarrow 1$
- $A, ADS, WR, DC, D, \dots \leftarrow \text{Hi-Z}$

```

mov ax, 0xB800
mov gs, ax
mov al, 0x42
mov [gs:0x22], al
    
```





Introducing the LSE-PC

Pierre Surply

Introduction

Schematics


PCB

FPGA

Code execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics

PCB

FPGA

Code
execution

Application

Conclusion



Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics

PCB

FPGA

Code
execution

Application

Conclusion

JTAG

```
$ jtagconfig -d
1) USB-Blaster [3-1.2]
   020F30DD EP3C25/EP4CE22 (IR=10)
     Node 08186E00 ROM/RAM/Constant #0
     Node 19104600 Nios II #0
     Node 18206E00 Serial Flash loader #0
     Node 30006E00 SignalTap #0
     Design hash   D8426D4D2FFCB17E6612
```

USB

```
$ lsusb
Bus 003 Device 056: ID 0403:6015 Future Technology
Devices International, Ltd Bridge(I2C/SPI/UART/FIFO)
...
$ ls /dev/ttyUSB*
/dev/ttyUSB0
```

Introducing
the LSE-PC

Pierre Surply

Introduction

Schematics

PCB

FPGA

Code
execution

Application

Conclusion



- `lse-pc.readthedocs.org`
- `#lse-pc@irc.rezosup.org`
- `Ptishell@irc.rezosup.org`
- `surply@lse.epita.fr`
- `@Ptishell`