

Rémi Audebert

Introduction

History

The 803865 interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

Early PC Architecture

Rémi Audebert

2015-07-18



Rémi Audebert

Introduction

History

The 803865 interface to the system

Subsystems

Industry Standard Architectur Bus

Conclusion

Introduction



The question that drives us all.

Early PC Architecture

Rémi Audebert

Introduction

History

The 80386S2 interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

How does a PC work?



Rémi Audebert

Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

- The CPU fetches instructions from memory and executes them.
- The CPU starts fetching instructions at static address.
- Devices can be memory-mapped, I/O mapped or both, depending on the CPU architecture.

These assumptions are true, but they hide complexity.

Investigating and testing is near impossible:

General ideas about how a PC works

- Current motherboards are black boxes.
- SoC and SoM are incredibly integrated and not publicly documented.



What's required for full understanding?

Early PC Architecture

Rémi Audebert

Introduction

- History
- The 80386SX interface to the system
- Subsystems
- Industry Standard Architecture Bus
- Conclusion

- Go for an analytic approach
- Understanding the role of each component in the system.
- Understand how they are connected and how they interact.

Our approach:

In general:

- Take a computer system and understand each of its components down to the signal level.
- Because doing this on a "modern" system would be too complex, restrain us to an understandable computer system: the IBM PC/AT.

System

This talk

Rémi Audebert

Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

IBM PC, IBM PC/XT, IBM PC/AT and compatibles

- 2 CPU interface's to the rest of the components
- 3 On-board peripherals and subsystems
- 4 The ISA bus, and fun experiments
- 5 Conclusion and references



Rémi Audebert

Introduction

History

The 80386S2 interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

History



IBM PC (IBM 5150) - 1981

Early PC Architecture

Rémi Audebert

Introduction

History

The 80386S) interface to the system

Subsystems

Industry Standard Architecture Bus





IBM PC Motherboard

Early PC Architecture

Rémi Audebert


Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus





IBM PC/XT (IBM 5160) - 1983

Early PC Architecture

Rémi Audebert


Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus





IBM PC/AT (IBM 5170) - 1984

Early PC Architecture

Rémi Audebert


Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus





IBM PC Hardware and Technical references

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386S) interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion





IBM PC/AT Block Diagram

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386S) interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion





LEO-PC Motherboard - 1990

Early PC Architecture

Rémi Audebert

Introduction

History

The 80386S) interface to the system

Subsystems

Industry Standard Architecture Bus





LEO-PC in PC Magazine

Early PC Architecture

Rémi Audebert

Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

FACT FILE

Leo 386/16 Computer Systems Corp. 229 West Grand Ave. Bensenville, IL 60106 (312) 595-2950 (800) 284-7746 List Price: With 2MB RAM, 1.2MB 51/4inch floppy disk drive, \$2,499; with 80MB hard disk, monochrome monitor, DOS 3.3, \$3.565: with VGA monitor, \$4,125; with 40MB hard disk, \$3.825, 150MB hard disk, \$1,999; 60MB tape backup, \$815 In Short: The Leo 386/16 zero-wait-state tower system showed some promise in benchmark testing, but technical shortcomings and design quirks held it back from real competition with the rest of the pack. CIRCLE 405 ON READER SERVICE CARD



The Leo 386/16, from Computer Systems Corp., is an atfordably priced, zerowait-state tower system. The use of mostly standard components in a sturdy case is commendable, but the front-panel turbo and reset buttons look alike and are dangerously close to each other.

LEO-PC Block Diagram

Early PC Architecture

System

S

Rémi Audebert


Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus





Rémi Audebert

Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architectury Bus

Conclusion

The 80386SX interface to the system

The 80386SX

Early PC Architecture

Security System

Rémi Audebert

Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus





Rémi Audebert

Introduction

History


The 80386SX interface to the system

Subsystems

Industry Standard Architectur Bus

Conclusion


A bus is a list of signals coming in or out of the processor.



CPU and Devices

S

Security System





80386SX: Address Bus



Rémi Audebert


Introduction

History

The 80386SX interface to the system


Subsystems


Industry Standard Architecture Bus





80386SX: Address Spaces







Address Decoders: Read to Video RAM



Rémi Audebert


Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus





Address Decoders: Read to Video RAM



Rémi Audebert


Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus





80386SX: Interface Rules

Early PC Architecture

- Introduction
- History
- The 80386SX interface to the system
- Subsystems
- Industry Standard Architecture Bus
- Conclusion

- Every memory and I/O storage location contains one byte of information, no more, no less.
- Every memory and I/O address is considered to be either an even address or an odd address.
- When the 80386SX reads from or writes to an even address, the data is transfered over the lower data path: D[7:0].
 When reading or writing to an odd address, the data is transferred over the upper data path: D[15:8].



80386SX: Interface diagram

Early PC Architecture

> Rémi Audebert


Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus








S

The 80386SX interface to the system



Data bus transceivers



Security System

S

Rémi Audebert


Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus



Data bus steering



Security System

S

Rémi Audebert

Introduction


History


The 80386SX interface to the system


Subsystems


Industry Standard Architecture Bus


Conclusion
























Conclusion

DIZOI DIZOI DIZOI Data Bus Transceiver ENABLE LOWER ENABLE COPY +5V MEM16#

Rémi Audebert

Device



Bus Cycle

Control

IO Read

BLE#=0

ENABLE COPY

IO16#

+5V






Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus








Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus








Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus





Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion




Wait states



Security System

S



Bus cycles and access time



System

C

Rémi Audebert


Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus






0-Wait State with Pipelining

Early PC Architecture

Rémi

The 80386SX interface to the system



Rémi Audebert

2015-07-18 46 / 80



Rémi Audebert

Introduction

History

The 80386S2 interface to the system

Subsystems

Industry Standard Architectur Bus

Conclusion

Subsystems



Rémi Audebert

Introduction

History

The 80386SX interface to the system


Subsystems

Industry Standard Architecture Bus

Conclusion

IBM PC, PC/XT and PC/AT systems have defined de-facto standards for:

- Memory mappings
- I/O ports functionality
- Interrupts mapping
- Peripherals behaviors
- BIOS APIs



Rémi Audebert

Introduction

History

The 80386S> interface to the system

Subsystems

Industry Standard Architecture Bus



The "Turbo" button

Early PC Architecture

System

Rémi Audebert


Introduction

History

The 80386S2 interface to the system

Subsystems

Industry Standard Architecture Bus





Security System

Rémi Audebert

Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus


Conclusion

From Intel:

i8042

The 8042 is a general-purpose Universal Peripheral Interface that allows designers to grow their own customized solutions for peripheral device control.

In the IBM PC, it's main purpose is Keyboard Control, but it also has other uses. . .





i8042: CPU Reset

Early	PC
Archite	cture

Rémi Audebert

Introduction


History

The 80386S) interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



i8042: Speaker control

Early PC Architecture

Security System

S

Rémi Audebert

Introduction


History

The 80386S) interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



i8042: Speaker control

Early PC Architecture

Security System

Rémi Audebert


- Introduction
- History

The 80386S2 interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion





i8042: A20 Gate

Early PC Architecture

Rémi Audebert


Introduction

History

The 80386S) interface to the system

Subsystems

Industry Standard Architecture Bus



Segment Wraparound



System




Introduction

History

The 803865 interface to the system

Subsystems

Industry Standard Architecture Bus





Real Mode Segmentation: A20 Masked

Early PC Architecture

Rémi Audebert

Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

Segmentation trick: overflow to get low addresses from high segment.

; Setup Data Segment mov ax, OxFFFF ; ax <- FFFFh mov ds, ax ; set data segment to FFFFh ; Read byte from memory address: mov al, [Ox0020] ; DS << 4 -> FFFF0h ; + offset -> + 00010h ; ------; effective addr = 000010h

Security System	Extende	d Memory			
Early PC Architecture Rémi Audebert Introduction		Extended Memory	0×10	FFEF	
History The 80386SX interface to the system		High Memory	0×0F	FFFF 🗲 DS =	0xFFFF
Subsystems Industry Standard Architecture Bus Conclusion		Conventional Memory		Addresses Accessible With Current DS	

ľ



Real Mode Segmentation: A20 Unmasked

Early PC Architecture

Rémi Audebert

Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

Segmentation trick: overflow to get higher addresses than normal.

; Setup Data Segment mov ax, OxFFFF ; ax <- FFFFh mov ds, ax ; set data segment to FFFFh ; Read byte from memory address: mov al, [OxFFFF] ; DS << 4 -> FFFFOh ; + offset -> + OFFFFh ; = 10FFEFh



Other subsystems

Early PC Architecture

Rémi Audebert

- Introduction
- History
- The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

- Intel 8237: DMA Controllers
- Intel 8259: PIC
- Intel 8254: PIT
- RAM controllers

i8042: other features

- System Password Management
- Mouse controller
- RAM
- Display type (monochrome/color)
- ...



Rémi Audebert

Introduction

History

The 80386S2 interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

Industry Standard Architecture Bus

ISA: internal, parallel, clocked at 8MHz

Early PC Architecture

System

Rémi Audebert


Introduction


History

The 80386S) interface to the system

Subsystems

Industry Standard Architecture Bus





System

Rémi Audebert

Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

- Additional RAM
- Sound card: Sound blaster
- Graphic adapters: Cirrus Logic, Matrox, 3dfx
- Mass storage: hard drive and floppy controllers
- Simple I/O: parallel and serial ports
- Industrial buses



Monochrome Display Adapter

Early PC Architecture

Rémi Audebert

Introduction

History

The 80386S2 interface to the system

Subsystems

Industry Standard Architecture Bus





Color Display Adapter

Early PC Architecture

Rémi Audebert


Introduction

History

The 80386S2 interface to the system

Subsystems

Industry Standard Architecture Bus





Probing the ISA bus

Early PC Architecture

Rémi Audebert


Introduction

History

The 80386S) interface to the system

Subsystems

Industry Standard Architecture Bus





LSE-ISA: 8-Bit ISA breakout

Early PC Architecture

Rémi Audebert


Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus



LSE-ISA: soldering

Early PC Architecture

Security System

Rémi Audebert


Introduction

History

The 80386S) interface to the system

Subsystems

Industry Standard Architecture Bus





LSE-ISA: 16-Bit ISA breakout

Early PC Architecture

Rémi Audebert


Introduction

History

The 80386S interface to the system

Subsystems

Industry Standard Architecture Bus





Probing the ISA bus

Early PC Architecture

Rémi Audebert

Introduction

History

The 80386S2 interface to the system

Subsystems

Industry Standard Architecture Bus



Listening to the bus

Early PC Architecture

Security System

C

Rémi Audebert


Introductior

History

The 80386S2 interface to the system

Subsystems

Industry Standard Architecture Bus



Name	0		16	32	4			80
				тм	Þ			
	01h (0	2h)(03h)	(04h)(05h)(06h)(08	h)(09h)(0Dh)(2	h)(21h)(22h)(23h)(25h)(27	h)(28h)(29h)(2Ch
ISAMonitor:monitor ior_n								
ISAMonitor:monitor iow_n								
ISAMonitor:monitor memr_n								
ISAMonitor:monitor memw_n								
Name	96		112		128	144	160	
					TMP			
	(2B	(2Eh	(34h)(35h)	00h	(3Ah)(38h)(
ISAMonitor:monitor ior_n								
ISAMonitor:monitor iow_n								
ISAMonitor:monitor memr_n								
ISAMonitor:monitor memw_n								



Emulating the MDA Buffer

Early	PC
Archite	cture

Rémi Audebert

Introduction

History

The 803865 interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

																										. S .	
٧	.e	r.	. s .	. i	. o	. n		.1		1.	Θ		. 2	. 4													
																								с.	0	р.	γ.
r	.i.	. a	. h .	t.		. (. c	.)		1.	9	. 8	. 5		.1.	. 9	. 8	. 8		. Р	h.	. 0	.е.	n.	1.	х.	у.
	. e																										
																											h.
	•				•		•	•				1.1	12					1.1	1		-	121	1		1		<u> </u>
																											в.
				. K	.е	. y	. b	. o	. a .	r.	d			f.	. a .	.i.	.1	. u.	r.	.е.							
																											t.
																											a.
1	4	a.		· ~	· ~	n	f	4	·		-	· _ `	÷	4	· ~ '	'n.		4	'n.,	Ŧ	· _ `	1	"		÷	1	ο.
<u> </u>	• • •				1				· y ·	. u .	2	. a.	. L .		. U .	2	÷	÷.	. II.			1		. a .	2	-	. m .
																										t.	
																											i .
	•																										
																											. k .
е	. y		.t.	. 0		. с	. 0	. n	.t.	1.	n	. u	.е.			. F.	. 2		t.	. о.		r.	. u .	n.		t.	h.
е		.s	.е.	.t	. u	. p		. u	.t.	i.	1	. i.	t.	v.													
														1													_



System

S

Audeb	

	ucti	


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion





Dumping the BIOS using the Device ROM

Early PC Architecture

Rémi Audebert

Introduction

History

The 80386S> interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

; Set source segment to start of BIOS data mov ax, 0xF000 mov ds, ax ; Set destination segment to scratch memory

mov ax, 0xA000

mov es, ax

; Set counter to number of bytes to be copied ; FFF is the max (4096d == FFFh) mov cx, 0x0FFF ; Source mov si, 0xF000 : Destination

xor di, di

rep movsb



Going further with the ISA bus: the backplane

Early PC Architecture

Rémi Audebert

Introduction

History

The 80386S) interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion





Rémi Audebert

Introduction

History

The 80386S2 interface to the system

Subsystems

Industry Standard Architectur Bus

Conclusion

Conclusion

Rémi Audebert

Current work: semihosting for the LEO-PC

Early PC Architecture

System

Rémi Audebert

Introduction


History

The 80386S) interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



mov al, 'B'
mov dx, 0x3F8
outb dx, al ; CPU outputs

The FPGA is chip selected. It sends a write request to the host.

QEMU receives the request and calls the matching emulator function.



Tools and References

Early PC Architecture

Rémi Audebert

- Introduction
- History
- The 80386SX interface to the system
- Subsystems
- Industry Standard Architecture Bus
- Conclusion

Tools

- Icarus Verilog
- gtkwave
- Altera Quartus
- Wavedrom
- yasm
- sigrok

References

- ISA System Architecture, by Tom Shanley and Don Anderson
- Intel 80386SX reference
- IBM PC AT Technical and Hardware references
- http://ibm-pc.org/ for the PDF of the IBM documentation
- http://www.minuszerodegrees.net/ IBM 51xx reference
- http://www.karbosguide.com/books/pcarchitecture/start.htm PC Architecture



Rémi Audebert

Introduction

History

The 80386S) interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

Questions?

Contact

Rémi Audebert

- IRC: halfr@irc.rezosup.org
- Mail: halfr@lse.epita.fr



Rémi Audebert

Appendix



System

Rémi Audebert Issue: ROMs have a slow access time.

- In order to compensate, the BIOS will copy the content of BIOS and VIDEO ROM to RAM during POST. This is achieved by:
 - Reading and writing the ROMs content in place, each write being redirected to RAM.
 - **2** Disable the ROM and select the RAM for read operations.
- This is not the only way to implement "Shadow RAM":
 - Use the 386 MMU to map the virtual addresses of the ROM to a copy in RAM.
 - Use a Position Independent BIOS, copy it somewhere and jump there.



System

Rémi Audebert

- ISA Plug'n'Play
- MCA

After ISA

- Extended ISA (EISA)
- VESA Local Bus
- PCI
- AGP
- PCI
- PCI-X
- PCI Express



Rémi Audebert 387 instructions executed by the 386 trigger computation offloads to the 387 using IO Ports

IO Ports 0x8000F8 - 0x8000FF

