

Early PC Architecture

Rémi Audebert

2015-07-18

Early PC
Architecture

Rémi
Audebert

Introduction

History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion

Introduction

Early PC
Architecture

Rémi
Audebert

Introduction

History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion

How does a PC work?

- The CPU fetches instructions from memory and executes them.
- The CPU starts fetching instructions at static address.
- Devices can be memory-mapped, I/O mapped or both, depending on the CPU architecture.

These assumptions are **true**, but they **hide** complexity.

Investigating and testing is near impossible:

- Current motherboards are black boxes.
- SoC and SoM are incredibly integrated and not publicly documented.

In general:

- Go for an analytic approach
- Understanding the role of each component in the system.
- Understand how they are connected and how they interact.

Our approach:

- Take a computer system and understand each of its components down to the signal level.
- Because doing this on a “modern” system would be too complex, restrain us to an understandable computer system: the IBM PC/AT.

Early PC
Architecture

Rémi
Audebert

Introduction

History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion

- 1 IBM PC, IBM PC/XT, IBM PC/AT and compatibles
- 2 CPU interface's to the rest of the components
- 3 On-board peripherals and subsystems
- 4 The ISA bus, and fun experiments
- 5 Conclusion and references

Early PC
Architecture

Rémi
Audebert

Introduction

History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion

History

IBM PC (IBM 5150) - 1981

Early PC
Architecture

Rémi
Audebert

Introduction

History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction


History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction


History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction


History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction


History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion



IBM PC/AT Block Diagram

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction


History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction

History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion


PC
MAGAZINE **FACT FILE**

Leo 386/16
Computer Systems Corp.
229 West Grand Ave.
Bensenville, IL 60106
(312) 595-2950
(800) 284-7746

List Price: With 2MB RAM, 1.2MB 5¼-inch floppy disk drive, \$2,499; with 80MB hard disk, monochrome monitor, DOS 3.3, \$3,565; with VGA monitor, \$4,125; with 40MB hard disk, \$3,825. 150MB hard disk, \$1,999; 60MB tape backup, \$815.

In Short: The Leo 386/16 zero-wait-state tower system showed some promise in benchmark testing, but technical shortcomings and design quirks held it back from real competition with the rest of the pack.

CIRCLE 405 ON READER SERVICE CARD



The Leo 386/16, from Computer Systems Corp., is an affordably priced, zero-wait-state tower system. The use of mostly standard components in a sturdy case is commendable, but the front-panel turbo and reset buttons look alike and are dangerously close to each other.

LEO-PC Block Diagram

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction

History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion

The 80386SX interface to the system

The 80386SX

Early PC
Architecture

Rémi
Audebert

Introduction

History

The 80386SX
interface to
the system


Subsystems

Industry
Standard
Architecture
Bus

Conclusion



A bus is a list of signals coming in or out of the processor.



Early PC
Architecture

Rémi
Audebert

Introduction


History


The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion





Early PC Architecture

Rémi Audebert

Introduction

History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture

Bus

Conclusion

Early PC Architecture

Rémi Audebert

Introduction


History


The 80386SX interface to the system

Subsystems


Industry Standard Architecture Bus


Conclusion





- Early PC Architecture
- Rémi Audebert
- Introduction
- History
- The 80386SX interface to the system
- Subsystems
- Industry Standard Architecture Bus
- Conclusion





- 1 Every memory and I/O storage location contains one byte of information, no more, no less.
- 2 Every memory and I/O address is considered to be either an even address or an odd address.
- 3 When the 80386SX reads from or writes to an even address, the data is transferred over the lower data path: $D[7:0]$. When reading or writing to an odd address, the data is transferred over the upper data path: $D[15:8]$.

Early PC
Architecture

Rémi
Audebert

Introduction

History


The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion

80386SX: Interface diagram



Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



Early PC Architecture

Rémi Audebert

Introduction


History


The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion





Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system


Subsystems

Industry Standard Architecture Bus

Conclusion



- Early PC Architecture
- Rémi Audebert
- Introduction
- History
- The 80386SX interface to the system
- Subsystems
- Industry Standard Architecture Bus
- Conclusion



Early PC Architecture

Rémi Audebert

Introduction


History


The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus


Conclusion






mov [0x1993], al (1/4)

- Early PC Architecture
- Rémi Audebert
- Introduction
- History
- The 80386SX interface to the system
- Subsystems
- Industry Standard Architecture Bus
- Conclusion




mov [0x1993], al (2/4)

- Early PC Architecture
- Rémi Audebert
- Introduction
- History
- The 80386SX interface to the system
- Subsystems
- Industry Standard Architecture Bus
- Conclusion




mov [0x1993], al (3/4)

- Early PC Architecture
- Rémi Audebert
- Introduction
- History
- The 80386SX interface to the system
- Subsystems
- Industry Standard Architecture Bus
- Conclusion



mov [0x1993], al (4/4)

- Early PC Architecture
- Rémi Audebert
- Introduction
- History
- The 80386SX interface to the system
- Subsystems
- Industry Standard Architecture Bus
- Conclusion



mov dx, 0x3f8; in ax, dx

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems


Industry Standard Architecture Bus

Conclusion



mov dx, 0x3f8; in ax, dx

- Early PC Architecture
- Rémi Audebert
- Introduction
- History
- The 80386SX interface to the system
- Subsystems
- Industry Standard Architecture Bus
- Conclusion



mov dx, 0x3f8; in ax, dx

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems


Industry Standard Architecture Bus

Conclusion




mov dx, 0x3f8; in ax, dx


- Early PC Architecture
- Rémi Audebert
- Introduction
- History
- The 80386SX interface to the system
- Subsystems
- Industry Standard Architecture Bus
- Conclusion




mov dx, 0x3f8; in ax, dx

- Early PC Architecture
- Rémi Audebert
- Introduction
- History
- The 80386SX interface to the system
- Subsystems
- Industry Standard Architecture Bus
- Conclusion







0-Wait State with Pipelining

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction

History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion

Subsystems

IBM PC, PC/XT and PC/AT systems have defined de-facto standards for:

- Memory mappings
- I/O ports functionality
- Interrupts mapping
- Peripherals behaviors
- BIOS APIs

The BIOS: Basic Input/Output System

Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



The "Turbo" button

Early PC
Architecture

Rémi
Audebert

Introduction


History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus


Conclusion



From Intel:

The 8042 is a general-purpose Universal Peripheral Interface that allows designers to grow their own customized solutions for peripheral device control.

In the IBM PC, it's main purpose is Keyboard Control, but it also has other uses. . .



Early PC
Architecture

Rémi
Audebert

Introduction


History


The 80386SX
interface to
the system


Subsystems

Industry
Standard
Architecture
Bus

Conclusion







Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



Early PC Architecture

Rémi Audebert

Introduction

History


The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion

Example:
BIOS Data Area
0x0040:0x0000 →




Segmentation trick: overflow to get low addresses from high segment.

```

; Setup Data Segment
mov ax, 0xFFFF ; ax <- FFFFh
mov ds, ax ; set data segment to FFFFh
; Read byte from memory address:
mov al, [0x0020] ; DS << 4 -> FFFF0h
; + offset -> + 00010h
; -----
; effective addr = 000010h

```



Segmentation trick: overflow to get higher addresses than normal.

```

; Setup Data Segment
mov ax, 0xFFFF ; ax ← FFFFh
mov ds, ax ; set data segment to FFFFh
; Read byte from memory address:
mov al, [0xFFFF] ; DS << 4 → FFFF0h
; + offset → + 0FFFFh
; -----
; = 1OFFEFh
    
```

Early PC
Architecture

Rémi
Audebert

Introduction

History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion

- Intel 8237: DMA Controllers
- Intel 8259: PIC
- Intel 8254: PIT
- RAM controllers

i8042: other features

- System Password Management
- Mouse controller
- RAM
- Display type (monochrome/color)
- ...

Early PC
Architecture

Rémi
Audebert

Introduction

History

The 80386SX
interface to
the system

Subsystems


Industry
Standard
Architecture
Bus

Conclusion

Industry Standard Architecture Bus

ISA: internal, parallel, clocked at 8MHz

- Early PC Architecture
- Rémi Audebert
- Introduction
- History
- The 80386SX interface to the system
- Subsystems
- Industry Standard Architecture Bus
- Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction

History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion

- Additional RAM
- Sound card: Sound blaster
- Graphic adapters: Cirrus Logic, Matrox, 3dfx
- Mass storage: hard drive and floppy controllers
- Simple I/O: parallel and serial ports
- Industrial buses

Monochrome Display Adapter

Early PC
Architecture

Rémi
Audebert

Introduction


History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction


History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction


History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion



Early PC Architecture

Rémi Audebert

Introduction


History

The 80386SX interface to the system

Subsystems

Industry Standard Architecture Bus

Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction


History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction


History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction


History



The 80386SX
interface to
the system


Subsystems

Industry
Standard
Architecture
Bus

Conclusion







```

; Set source segment to start of BIOS data
mov ax, 0xF000
mov ds, ax

; Set destination segment to scratch memory
mov ax, 0xA000
mov es, ax

; Set counter to number of bytes to be copied
; FFF is the max (4096d == FFFh)
mov cx, 0x0FFF

; Source
mov si, 0xF000

; Destination
xor di, di

rep movsb

```

Early PC
Architecture

Rémi
Audebert

Introduction


History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion



Early PC
Architecture

Rémi
Audebert

Introduction

History


The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion

Conclusion



```
mov al, 'B'
mov dx, 0x3F8
outb dx, al ; CPU outputs
```

The FPGA is chip selected.
It sends a write request to the host.

QEMU receives the request and calls the matching emulator function.

Early PC
Architecture

Rémi
Audebert

Introduction

History

The 80386SX
interface to
the system

Subsystems

Industry
Standard
Architecture
Bus

Conclusion

Tools

- Icarus Verilog
- gtkwave
- Altera Quartus
- Wavedrom
- yasm
- sigrok

References

- ISA System Architecture, by Tom Shanley and Don Anderson
- Intel 80386SX reference
- IBM PC AT Technical and Hardware references
- <http://ibm-pc.org/> for the PDF of the IBM documentation
- <http://www.minuszerodegrees.net/> IBM 51xx reference
- <http://www.karbosguide.com/books/pcarchitecture/start.htm>
PC Architecture

Questions?

Contact

- Rémi Audebert
 - IRC: `halfr@irc.rezosup.org`
 - Mail: `halfr@lse.epita.fr`

|

Appendix

Issue: ROMs have a slow access time.

- In order to compensate, the BIOS will copy the content of BIOS and VIDEO ROM to RAM during POST. This is achieved by:
 - 1 Reading and writing the ROMs content in place, each write being redirected to RAM.
 - 2 Disable the ROM and select the RAM for read operations.
- This is not the only way to implement “Shadow RAM”:
 - Use the 386 MMU to map the virtual addresses of the ROM to a copy in RAM.
 - Use a Position Independent BIOS, copy it somewhere and jump there.

- ISA Plug'n'Play
- MCA
- Extended ISA (EISA)
- VESA Local Bus
- PCI
- AGP
- PCI
- PCI-X
- PCI Express

387 instructions
executed by the 386
trigger computation offloads to
the 387 using IO Ports

IO Ports
0x8000F8 - 0x8000FF

